| |
|
 |
WHITE ELECTRONIC DESIGNS CORP
|
| Part No. |
TA7003I25
|
| OCR Text |
... in ata type-2 form factor with 128mb, 256mb, 128mb to 1gb industrial ata flash 512mb and 1.02gb unformatted capacity. being able to emulate ide hard disk drives, wedcs ata card is a perfect choice for solid-state mass-storage in industr... |
| Description |
8M X 16 FLASH 3V PROM CARD, 250 ns, UUC68
|
| File Size |
268.27K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
PROMOS TECHNOLOGIES INC
|
| Part No. |
V54C3128164VBI7I
|
| OCR Text |
...evices x8 devices fbga c / k 54 128mb sdram ball assignment nc nc nc dqm nc nc nc nc nc nc nc nc dqm nc nc nc nc nc nc nc nc nc (54-ball fbga)
4 v54c3128(16/80/40)4vb*i rev. 1.4 december 2007 promos technologies v54c3128(16/80/40)4vb*i 6... |
| Description |
8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
|
| File Size |
680.91K /
56 Page |
View
it Online |
Download Datasheet |
| |
|
|
MICRON[Micron Technology]
Micron Technology, Inc.
|
| Part No. |
MT46V8M16 MT46V32M4 MT46V16M8
|
| OCR Text |
128Mb: x4, x8, x16 DDR333 SDRAM Addendum
DOUBLE DATA RATE (DDR) SDRAM
FEATURES
* 167 MHz Clock, 333 Mb/s/p data rate * VDD = +2.5V 0.2V, VDDQ = +2.5V 0.2V * Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-... |
| Description |
DOUBLE DATA RATE DDR SDRAM
DOUBLE DATA RATE DDR SDRAM 双倍数据速率的DDR SDRAM内存
|
| File Size |
148.77K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
MT5HTF3272KY-40EC2
|
| OCR Text |
128mb, 256mb, 512mb (x72, sr) 244-pin ddr2 reg. minidimm features pdf: 09005aef80e2b112, source: 09005aef80a43d77 micron technology, inc., reserves the right to change products or specifications without notice. htf5c32_64_128x72k_1.fm - rev... |
| Description |
32M X 72 DDR DRAM MODULE, 0.6 ns, DMA244
|
| File Size |
957.98K /
49 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS42S16800A-7TI-TR
|
| OCR Text |
...e availability overview issi 's 128mb synchronous dram achieves high-speed data transfer using pipeline architecture. all inputs and outputs signals refer to the rising edge of the clock input.the 128mb sdram is organized as follows. 16... |
| Description |
8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
|
| File Size |
589.84K /
61 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
