|
|
|
IDT
|
Part No. |
IDT72285L20PFI IDT72285L20PF8
|
OCR Text |
...t or programmed offset settings existing before partial reset remain unchanged. the flags are updated according to the timing mode and offsets in effect. prs is useful for resetting a device in mid- operation, when reprogramming partial ... |
Description |
64K x 18 SuperSync FIFO, 5.0V
|
File Size |
298.32K /
25 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Device Technology, Inc.
|
Part No. |
IDT72V211110PFI IDT72V2111L15PF
|
OCR Text |
...t or programmed offset settings existing before partial reset remain unchanged. the flags are updated according to the timing mode and offsets in effect. prs is useful for resetting a device in mid- operation, when reprogramming partial ... |
Description |
3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 3.3伏高密度CMOS SUPERSYNC先进先出
|
File Size |
244.66K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|