| |
|
 |
IDT
|
| Part No. |
IDT5T2010 5T2010_DATASHEET
|
| OCR Text |
...HIGH, nQ[1:0] are synchronously stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] is stopped in a HIGH/LOW st... |
| Description |
2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK?
From old datasheet system
|
| File Size |
154.86K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Sanyo
|
| Part No. |
LC75824W LC75824E 2045
|
| OCR Text |
...5824W
Figure 1 1. When CL is stopped at the low level
2. When CL is stopped at the high level
Figure 2
No.5252-4/17
LC75824E, 75824W Block Diagram
Pin Functions
Pin S1/P1 to S12/P12, S13 to S51 Pin No. 1 to 12, 13 to 51 F... |
| Description |
CMOS LSI
From old datasheet system
|
| File Size |
314.28K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS932S200 ICS932S200YG-T ICS932S200YF-T
|
| OCR Text |
...puts at 3.3V. These outputs are stopped when CPU_STOP# is driven active.. This selects the frequency for the CPU and CPU/2 outputs. High = 133MHz, Low=100MHz Fixed 48MHz clock output. 3.3V Function select pins. See truth table for details. ... |
| Description |
Frequency Timing Generator for Dual Server/Workstation Systems
From old datasheet system
ServerWorks Champion Le/He CS, Single Ended Outputs
|
| File Size |
99.11K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
