| |
|
 |
Mitsubishi Electric Corporation
|
| Part No. |
MH8S72BCFD-6
|
| OCR Text |
...ounted module. ck0 rege in put register enable:when rege is low,all control signals and address are buffered. (buffer mode) when rege is high,all control and address are latched. (latch mode) 4
mitsubishi electric 603,979,776 -bit ( ... |
| Description |
603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
|
| File Size |
1,104.80K /
56 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Mitsubishi Electric Corporation
|
| Part No. |
MH8S72BBFD-7
|
| OCR Text |
...mounted module. ck0 rege output register enable:when rege is low,all control signals and address are buffered. (buffer mode) when rege is high,all control and address are latched. (latch mode) 4
mitsubishi electric 603,979,776-bit ( 8,... |
| Description |
603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
|
| File Size |
801.04K /
56 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sony, Corp.
|
| Part No. |
CXK77B1841AGB CXK77B3641AGB
|
| OCR Text |
...er supply (v dd ): 3.3v 5% ? register - register (r-r), register - latch (r-l), or register - flow thru (r-ft) read operations ? read operation protocol selectable via dedicated mode pins (m1, m2) ? fully coherent, late write, self-timed... |
| Description |
4Mb Late Write LVTTL High Speed Synchronous SRAM (128K x 36Bit)(4M位、写延迟LVTTL高速同步静态RAM (128K x 36) 4Mb的后写入LVTTL高速同步SRAM28K的x 36Bit）（4分位，写延迟LVTTL高速同步静态随机存储器28K的36位）
4Mb Late Write LVTTL High Speed Synchronous SRAMs (128K x 36Bit)(4M位、写延迟、高速逻辑收发（HSTL）、高速同步静态RAM (128K x 36) 4Mb的后写入LVTTL高速（128K的x 36Bit）（4分位，写延迟，高速逻辑收发（HSTL），高速同步静态随机存储器28K的36位）同步静态存储器
|
| File Size |
227.24K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
