|
|
![](images/bg04.gif) |
EXAR[Exar Corporation]
|
Part No. |
XR16L788IQ XR16L788 XR16L788CQ
|
OCR Text |
...re flow control, see EFR bit-6, MCR bits-1 & 2, FCTR bits 0-3 and IER bit-6 2) RS485 half-duplex direction control, see FCTR bit-5, MCR bit-2 and MSR bits 4-7. UART channel 0 Clear to Send or general purpose input (active low). It can be us... |
Description |
HIGH PERFORMANCE OCTAL UART
|
File Size |
243.98K /
42 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
LSI[LSI Computer Systems]
|
Part No. |
LS7166_06 LS7166
|
OCR Text |
... Loading PR and Reading CNTR: 1 MCR ; Reset PR address pointer WRITE PR ; Load Byte 0 and into PR0 increment address WRITE PR ; Load Byte 1 and into PR1 increment address WRITE PR ; Load Byte 2 and into PR3 increment address 8 MCR ; Transfe... |
Description |
24-BIT QUADRATURE COUNTER
|
File Size |
100.02K /
15 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar, Corp.
|
Part No. |
XR16L2550IL-F
|
OCR Text |
...through the software setting of mcr[3]. inta is set to the active mode (active high) and op2a# output to a logic 0 when mcr[3] is set to a...2 txrdyb# - 12 6 o uart channel b transmitter ready (active low). the output pro - vides the tx fifo... |
Description |
2 CHANNEL(S), 3.125M bps, SERIAL COMM CONTROLLER, QCC32 5 X 5 MM, 0.90 MM HEIGHT, GREEN, QFN-32
|
File Size |
418.68K /
48 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
NXP Semiconductors N.V.
|
Part No. |
SC16C852V SC16C852VIBS SC16C852VIET
|
OCR Text |
... register. writing a logic 1 to mcr[0] will set the dtr output to logic 0, enabling the modem. this pin will be a logic 1 after writing a lo...2 (user-de?ned). this function is associated with individual channels, a through b. the state at th... |
Description |
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
|
File Size |
218.79K /
54 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
IK Semiconductor
|
Part No. |
IN16C554
|
OCR Text |
...according to the state of OUT2 (MCR bit 3). When the MCR bit 3 is cleared, the 3-state interrupt output of that UART is in the high Z state....2
5
IN16C554PL/IN16C554TQ
QUAD-UART
ASYNCHRONOUS COMMUNICATIONS ELEMENT
NAME IOW# RESET
... |
Description |
TQ Enhanced Quadruple 16C550 UART
|
File Size |
359.04K /
21 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|