|
|
|
ST Microelectronics
|
Part No. |
PBL3717A
|
OCR Text |
...cted in three steps by means of two logic inputs which select one of three current compara- tors. when both of these inputs are high the device is disabled. a separate logic input controls the direc- tion of current flow. a monostable, prog... |
Description |
STEPPER MOTOR DRIVER
|
File Size |
840.91K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
ST Microelectronics
|
Part No. |
4019 TDA7326D
|
OCR Text |
... PHASE DETECTOR AND LOOP FILTER two SEPARATE FREE PROGRAMMABLE FILTER APPLICATIONS AVAILABLE TUNING VOLTAGE OUTPUT 0.5 TO 9.5V PROGRAMMABLE ...three line serial bus interface. The reference frequency is generated by a 4MHz XTAL oscillator foll... |
Description |
AM-FM RADIO FREQUENCY SYNTHESIZER From old datasheet system
|
File Size |
1,166.08K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
Motorola
|
Part No. |
DSP56007 DSP56007DS
|
OCR Text |
...e DSP is fed by program memory, two independent data RAMs and two data ROMs, a Serial Audio Interface (SAI), Serial Host Interface (SHI), Ex...three 16-bit internal address buses for simultaneous accesses to one program and two data memories F... |
Description |
SYMPHONY? AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS From old datasheet system
|
File Size |
499.18K /
83 Page |
View
it Online |
Download Datasheet |
|
|
|
Electronic Theatre Controls, Inc.
|
Part No. |
FS6370-01
|
OCR Text |
...r board testing ? one pll and two mux/post-divider combinations can be modified via sel_cd input ? 5v to 3.3v operation ? accepts 5mhz...three eeprom-programmable phase- locked loops (plls) driving four programmable muxes and post divide... |
Description |
EEPROM Programmable 3-PLL Clock Generator IC EEPROM的可编程3 - PLL时钟发生器芯
|
File Size |
1,408.71K /
25 Page |
View
it Online |
Download Datasheet |
|
|
|
Pericom Semiconductor, Corp. Pericom Semiconductor Corp. Pericom Technology
|
Part No. |
PI6C3991 PI6C3991-2J PI6C3991-5IJ PI6C3991-5J PI6C3991-IJ PI6C3991J
|
OCR Text |
... up to 12 time units. Divide-by-two and divide-by-four output functions are provided for additional flexibility in designing complex clock s...three- level frequency range select. see Table 1. three- level function select inputs for output pai... |
Description |
3.3V High-Speed, Low-Voltage Programmable Skew Clock Buffer SuperClock 3.3V的高速,低电压偏差可编程时钟缓冲器SuperClock
|
File Size |
500.15K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|