| |
|
 |
IDT
|
| Part No. |
IDT71V2576
|
| OCR Text |
...y
A0-A17 CE CS0, CS1 OE GW BWE BW1, BW2, BW3, BW4 CLK ADV ADSC ADSP LBO ZZ I/O0-I/O31, I/OP1-I/OP4 VDD, VDDQ VSS
(1)
Address Inputs Chi...7, I/OP1, BW2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.... |
| Description |
128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs,Burst Counter, Single Cycle Deselect
|
| File Size |
511.76K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT71V67802
|
| OCR Text |
...y
A0-A18 CE CS0, CS1 OE GW BWE BW1, BW2, BW3, BW4(1) CLK ADV ADSC ADSP LBO ZZ I/O0-I/O31, I/OP1-I/OP4 VDD, VDDQ VSS Address Inputs Chip Ena...7, I/OP1, BW2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.... |
| Description |
256K X 36, 512K X 18 3.3V Synchronous SRAMs 2.5V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect
|
| File Size |
512.42K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1347B 7C1347B
|
| OCR Text |
...ER Q
128KX36 MEMORY ARRAY
BW1 BW0 CE1 CE2 CE3
36
36
D ENABLE DELAY Q REGISTER OE ZZ SLEEP CONTROL
OUTPUT REGISTERS CLK
...7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
CY7C1347B
80 79 78 77 76 ... |
| Description |
128K x 36 Synchronous-Pipelined Cache RAM(128K x 36同步流水线式高速缓冲存储器 RAM)
From old datasheet system
|
| File Size |
347.39K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1347 7C1347
|
| OCR Text |
...ER Q
128KX36 MEMORY ARRAY
BW1 BW0 CE1 CE2 CE3
36
36
D ENABLE DELAY Q REGISTER OE ZZ SLEEP CONTROL
OUTPUT REGISTERS CLK
...7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
100-Pin TQFP CY7C1347/ CY7C1... |
| Description |
128K x 36 Synchronous-Pipelined Cache RAM(128K x 36同步流水线式高速缓冲存储器 RAM)
From old datasheet system
|
| File Size |
348.83K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1346 7C1346
|
| OCR Text |
...SC ADSP A[15:0] GW BWE BW 3 BW2 BW1 BW0 CE1 CE2 CE3
MODE (A[1;0]) 2 BURST Q0 CE COUNTER Q1 CLR Q ADDRESS CE REGISTER D 14 16
16
14
...7:0], DP[0] Q BYTEWRITE REGISTERS D ENABLE CE REGISTER Q
64K X 36 MEMORY ARRAY
36
36
D E... |
| Description |
64K x 36 Synchronous-Pipelined Cache RAM(64K x 36同步流水线式高速缓冲存储器 RAM)
From old datasheet system
|
| File Size |
442.86K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT71V67702
|
| OCR Text |
...y
A0-A18 CE CS0, CS1 OE GW BWE BW1, BW2, BW3, BW4(1) CLK ADV ADSC ADSP LBO ZZ I/O0-I/O31, I/OP1-I/OP4 VDD, VDDQ VSS Address Inputs Chip Ena...7, I/OP1, BW2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.... |
| Description |
256K X 36, 512K X 18 3.3V Synchronous SRAMs 2.5V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect
|
| File Size |
514.56K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
87C196KS 87C196KT 27251303
|
| OCR Text |
...H Byte)
0 1 2 3 4 5 6 7 0 IRC2 BW1 WDE 1 0 MSEL0 MSEL1
e e e e e e e e
``1'' Enables Powerdown See Table ``1'' e WR BHE - ``0'' e WRL WRH ``1'' e ALE - ``0'' e ADV
Reserved Must Be ``0'' See Table See Table ``0'' e Always Enabled
... |
| Description |
20MHz ADVANCED 16-BIT CHMOS MICROCONTROLLER
From old datasheet system
|
| File Size |
376.47K /
34 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
