|
|
![](images/bg04.gif) |
IDEC, Corp.
|
Part No. |
QL80FC-APQ208C
|
OCR Text |
...a maximum speed of 125 mhz, and repre- sents the ? full speed ? of the oscillator being used to clock the transmit data path. the input that drives this signal is also used to clock the serdes chip. the txclk63 clock signal operates at... |
Description |
Telecomm/Datacomm 电信/数据通信
|
File Size |
590.92K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Cypress Semiconductor, Corp.
|
Part No. |
CY26580KQXI-2
|
OCR Text |
...n, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with rega... |
Description |
PacketClock™ Network Applications Clock 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20
|
File Size |
156.50K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Cypress Semiconductor, Corp.
|
Part No. |
CY27022SXCT
|
OCR Text |
...n, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with rega... |
Description |
PREMIS(TM):SSCG EMI Reduction; VDD: 3.3 V; Input Frequency: 16.9344 MHz; Output Frequency: 12 MHz to 180.6336 MHz; # Out: 3 180.6336 MHz, OTHER CLOCK GENERATOR, PDSO8
|
File Size |
156.53K /
4 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|