| |
|
 |
Advanced Analogic Technologies, Inc.
|
| Part No. |
AAT3194ITP-20-T1
|
| OCR Text |
...te states are not visible. the first rising edge of en/set enables the ic and initially sets the output led current to -31db, the lowest se...out d1 d2 d3 d4 gnd en/set
aat3194 high efficiency 1.5x fractional charge pump for white led appl... |
| Description |
High Efficiency 1.5X Fractional Charge Pump For White LED Applications
|
| File Size |
275.53K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
OKI
|
| Part No. |
MSM51V4223C
|
| OCR Text |
...4223C provides high speed FIFO, First-In first-out, operation without external refreshing: it refreshes its DRAM storage cells automatically, so that it appears fully static to the users. Moreover, fully static type memory cells and decoder... |
| Description |
262,263-Word x 4-Bit Field Memory
From old datasheet system
|
| File Size |
92.19K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITEL[Mitel Networks Corporation]
|
| Part No. |
PDSP16488AMAACBR PDSP16488AMA
|
| OCR Text |
...RIPTION Pixel data input to the first line delay. [most significant byte in 16 bit mode] Pixel data input to the second group of line delays...out under the control of an input pin. It is used to delay the pixel input when data is obtained fro... |
| Description |
Single Chip 2D Convolver with Integral Line Delays
|
| File Size |
236.19K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT723656
|
| OCR Text |
... , and ffc flag functions) or first word fall through timing (using ora, orb, ira, and irc flag functions) ? ? ? ? ? programmable almost-e...out of port b and written into port c using either 18-bit or 9-bit formats with a choice of big- or ... |
| Description |
2K x 36 x 2 Triple-Bus FIFO, 5.0V
|
| File Size |
335.95K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel Corp.
|
| Part No. |
AT29LV020-20TC AT29LV020-20TI AT29LV020-25TC
|
| OCR Text |
...ast. the data is latched by the first rising edge of ce or we. the 256-bytes of data must be loaded into each sector. any byte that is not...out 10 ms (typical) be- fore programming. (c) program inhibit holding any one of oe low, ce high o... |
| Description |
High Speed CMOS Logic Dual 2-Bit Bistable Transparent Latches 16-TSSOP -55 to 125
|
| File Size |
488.43K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
