|
|
![](images/bg04.gif) |
Chingis Technology
|
Part No. |
PM25LV080B
|
OCR Text |
... bp1 and bp0 bits in the status register. when the wp# is pulled high, the devices are not write protected. hold# input hold: pause serial ...latch & counter 256 b y tes pa g e buffer status re g ister memor y arra y x-decoder y-decoder seri... |
Description |
(PN25LV080B / PM25LV016B) 8 Mbit / 16 Mbit Single Operation Voltage Serial Flash Memory
|
File Size |
304.32K /
33 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Advanced Micro Devices, Inc.
|
Part No. |
PALCE29MA16
|
OCR Text |
... low/high clock/ le polarity n register/latch preload permits full logic verification n high speed (t pd = 25 ns, f max = 33 mhz and f max internal = 50 mhz) n full-function ac and dc testing at the factory for high programming and ... |
Description |
24-Pin EE CMOS Programmable Array Logic
|
File Size |
295.17K /
25 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
LAPIS SEMICONDUCTOR CO LTD
|
Part No. |
MSM5265GS-BK MSM5265GS-K
|
OCR Text |
...5 consists of a 160-stage shift register, 160-bit data latch, 80 pairs of lcd drivers and a common signal generator. the display data is serially input from the data-in pin to the 160-stage shift register synchronized with the clock pulse. ... |
Description |
LIQUID CRYSTAL DISPLAY DRIVER, PQFP100
|
File Size |
179.79K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Samsung
|
Part No. |
K9GAG08B0D K9GAG08X0D
|
OCR Text |
...y : (2g + 109m) x 8bit - data register : (4k + 218) x 8bit ? automatic program and erase - page program : (4k + 218)byte - b...latch enable the cle input controls the activating path for comm ands sent to the command register. ... |
Description |
FLASH MEMORY
|
File Size |
1,094.99K /
58 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Samsung
|
Part No. |
K9F1G08B0C
|
OCR Text |
...y : (128m + 4m) x 8bit - data register : (2k + 64) x 8bit ? automatic program and erase - page program : (2k + 64)byte - block era...latch enable the cle input controls the activating path for comm ands sent to the command register. ... |
Description |
FLASH MEMORY
|
File Size |
724.82K /
36 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|