|
|
![](images/bg04.gif) |
NS
|
Part No. |
DS90C385AM
|
OCR Text |
...ata into four LVDS (Low Voltage differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data...lvcmos/LVTTL DC SPECIFICATIONS
1
10
TRANSMITTER SUPPLY CURRENT ICCTW Transmitter Supply Cur... |
Description |
3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz
|
File Size |
628.65K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Silego
|
Part No. |
SLGSSTVF16859H
|
OCR Text |
...with JEDEC standard SSTV16859 * differential Clock inputs * SSTL_2 data input signaling * Supports SSTL_2 class I output specifications * Ou...lvcmos input levels on RESET pin * 2.3V-2.7V Operation for PC1600/2100/2700 * 2.5V-2.7V Operation fo... |
Description |
DDR 13 to 26 Bit Registered Buffer
|
File Size |
331.29K /
11 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|